Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-noise and low-reference spur frequency multiplying delay lock-loop

Low-noise and low-reference spur frequency multiplying delay lock-loop

US Patent 8536915 · Granted Sep 17, 2013

Estimated economic value: $9,223,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-voltage radio-frequency attenuator2016
Ultra low-power high frequency crystal oscillator for real time clock applicatio2015
Frequency synthesizer apparatus and methods for improving capacitor code search 2015
Method and apparatus for generating a reference signal for a fractional-N freque2015
Frequency divider with improved linearity for a fractional-N synthesizer using a2014
Two-delay voltage-controlled-oscillator with wide tuning range2014
Charge pump circuit2014
Method for doubling the frequency of a reference clock2014
Local oscillator signal generation using delay locked loops2014