Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for reducing power consumption in a phased-locked loop circuit

System and method for reducing power consumption in a phased-locked loop circuit

US Patent 8536910 · Granted Sep 17, 2013

Estimated economic value: $8,521,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Image localizability classifier2025
Asynchronous crypto asset transfer and social aggregating, fractionally efficien2025
Intelligent cabin management system for automated check of basic safety norms an2025
Spread spectrum adjustment for an LC circuit2025
Fluid reactors2025
Task-action prediction engine for a task management system2025
Analog-to-digital convertors positioned on a single semiconductor die2025
Sustained release formulations of Dysoxylum binefacterum2025
Wafer dicing using femtosecond-based laser and plasma etch2024
Piezo-electric sensor reset2024
Osseointegrative surgical implant and implant surgical kit2024
Method for immunomodulation of using aza-podophyllotoxin derivatives2024