Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cache and/or socket sensitive multi-processor cores breadth-first traversal

Cache and/or socket sensitive multi-processor cores breadth-first traversal

US Patent 8533432 · Granted Sep 10, 2013

Estimated economic value: $11,653,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Neural network scheduling mechanism2025
Neural network optimization mechanism2025
Dynamic precision for neural network compute operations2025
Systems and methods to translate a spoken command to a selection sequence2025
Systems and methods to briefly deviate from and resume back to amending a sectio2025
Garment size mapping2025
Compute optimization mechanism for deep neural networks2025
Systems and methods to implement commands based on selection sequences to a user2024
Digital wardrobe2024
Programmable coarse grained and sparse matrix compute hardware with advanced sch2024
Compute optimization mechanism2024
Systems and methods to translate a spoken command to a selection sequence2024