{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Methods and apparatus for write-side intercell interference mitigation in flash memories", "item": "https://www.patentleaderboard.com/patent/8526230"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for write-side intercell interference mitigation in flash memories

Methods and apparatus for write-side intercell interference mitigation in flash memories

US Patent 8526230 · Granted Sep 3, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Error correction incident tracking2025
Wear levelling for differing memory types2025
Adjusting a variable parameter to increase reliability of stored data2025
Data rebuild based on solid state memory characteristics2025
Intelligent operation scheduling based on latency of operations2025
Adaptive threshold for bad flash memory blocks2024
Error correction bypass for erased pages2023
Storage cluster memory characterization2023
Recovering error corrected data2023
Controlling SSD performance by the number of active memory dies2023
Recovering from hard decoding errors by remapping log likelihood ratio values re2023
Increased data reliability2023