Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Detection of word-line leakage in memory arrays: current based approach

Detection of word-line leakage in memory arrays: current based approach

US Patent 8514630 · Granted Aug 20, 2013

Estimated economic value: $16,308,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Channel pre-charge process for memory devices using hole pre-charge operation2025
Ferroelectric memory reference generation2025
Dual-mode surface acoustic wave device and preparation method thereof2025
Ferroelectric memory writing method and associated devices2025
Ferroelectric memory local sense amplification2025
Meeting performance and temperature requirements in electronic circuits2025
Ferroelectric memory reference generation2025
Wall shelf2025
Hybrid electrical connector and electrical connector assembly2024
Staircase etch control in forming three-dimensional memory device2024
Interconnect structure of three-dimensional memory device2024
Hybrid bonding contact structure of three-dimensional memory device2024