Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for verifying the microstructure of lead-free interconnects in semiconductor assemblies

Technique for verifying the microstructure of lead-free interconnects in semiconductor assemblies

US Patent 8514386 · Granted Aug 20, 2013

Estimated economic value: $3,918,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mixed under bump metallurgy (UBM) interconnect bridge structure2021
Lead-free solder joining of electronic structures2021
Lead-free column interconnect2021
Wind deflector for a vehicle towing a trailer2021
High-density chip-to-chip interconnection with silicon bridge2020
High-density chip-to-chip interconnection with silicon bridge2020
Finned contact2020
Lead-free solder joining of electronic structures2020
Flip chip assembly with connected component2019
Video analytics with pre-processing at the source end2018
Flip chip assembly with connected component2018
Laser ashing of polyimide for semiconductor manufacturing2018