Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scheduling access requests for a multi-bank low-latency random read memory device

Scheduling access requests for a multi-bank low-latency random read memory device

US Patent 8510496 · Granted Aug 13, 2013

Estimated economic value: $21,735,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple stage image based object detection and recognition2024
Multiple stage image based object detection and recognition2022
Systems and methods for pipelined processing of sensor data using hardware2022
FPGA device for image classification2020
Multiple stage image based object detection and recognition2020
Methods for sharing NVM SSD across a cluster group and devices thereof2019
FPGA device for image classification2019
Multicast transport2017
Methods for sharing NVM SSD across a cluster group and devices thereof2017
Multicast transport configuration2017
Fault policy implementation2017
Adaptively strengthening ECC for solid state cache2017