Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing NMOS transistor with low trigger voltage

Method of manufacturing NMOS transistor with low trigger voltage

US Patent 8507981 · Granted Aug 13, 2013

Estimated economic value: $642,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrostatic discharge protection device including source silicide pattern and 2025
Electrostatic discharge protection structure2025
Automatic Gain Control (AGC) for On-Off Shift-Keying (OOK) receiver2024
Semiconductor device of electrostatic discharge protection2022
Method for optimization of a parametric array shallow profile difference frequen2022
Electrostatic discharge protection semiconductor device2021
Electrostatic discharge protection structure2021
Electrostatic discharge (ESD) protection device and forming method thereof2021
Semiconductor device of electrostatic discharge protection2021
Electrostatic discharge protection circuit for bypassing an ESD current2021
Electrostatic discharge protection semiconductor device2020
Electrostatic discharge protection semiconductor device2020