Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for a memory array with shallow trench isolation regions between bit lines for increased process margins

Apparatus and method for a memory array with shallow trench isolation regions between bit lines for increased process margins

US Patent 8507971 · Granted Aug 13, 2013

Estimated economic value: $1,630,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonvolatile semiconductor memory device2020
Manufacturing method of semiconductor device2019
Semiconductor storage device and data read method2017
Semiconductor device manufacturing method and semiconductor device2016
Semiconductor device and fabricating method thereof2016
Method of manufacturing semiconductor device2015
Non-volatile semiconductor memory with bit line hierarchy2014
Nonvolatile semiconductor memory device and erasing method of nonvolatile semico2014
Semiconductor device and fabricating method thereof2013
Nonvolatile semiconductor memory device2013
Nonvolatile semiconductor memory device2013
Semiconductor memory device and method for driving semiconductor memory device2012