Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed DRAM architecture with uniform access latency

High speed DRAM architecture with uniform access latency

US Patent 8503250 · Granted Aug 6, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Deadtime adjustment for a power converter2023
Frequency-doubling delay locked loop2014
Power factor correction converter control offset2013
Control arrangement for a resonant mode power converter2013
Frequency-doubling delay locked loop2013
LLC controller with programmable fractional burst frequency2013
Frequency-doubling delay locked loop2012
Control arrangement for a resonant mode power converter2012
Power factor correction converter control offset2012
Power factor correction converter control offset2012
High speed DRAM architecture with uniform access latency2011
Control arrangement for a resonant mode power converter2011