Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor wafer having scribe lane alignment marks for reducing crack propagation

Semiconductor wafer having scribe lane alignment marks for reducing crack propagation

US Patent 8502324 · Granted Aug 6, 2013

Estimated economic value: $5,554,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor devices with extended active regions2011
Dual silicide semiconductor fabrication process2007
Decoupled complementary mask patterning transfer method2006
Method for patterning resist2003
Integrated circuit fabrication2001
Transistor fabrication method1999
Process for producing and inspecting a lithographic reticle and fabricating semi1998
Compensation of lithographic and etch proximity effects1991
Ultrasonic transducers and applications thereof1985
Transducer structure for generating uniform and focused ultrasonic beams and app1984