{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "State machine control for a pipelined L2 cache to implement memory transfers for a video processor", "item": "https://www.patentleaderboard.com/patent/8493397"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › State machine control for a pipelined L2 cache to implement memory transfers for a video processor

State machine control for a pipelined L2 cache to implement memory transfers for a video processor

US Patent 8493397 · Granted Jul 23, 2013

Estimated economic value: $8,905,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic planning method and device for tissue ablation2025
Magnetic resonance temperature correction method based on k-space energy spectru2025
Enhanced in-system test coverage based on detecting component degradation2023
Artificial intelligence-based interference recognition method for electrocardiog2022
Pipelined L2 cache for memory transfers for a video processor2015
Pipelined L2 cache for memory transfers for a video processor2015
Programmable DMA engine for implementing memory transfers and video processing f2014
Methods and systems for command acceleration in a video processor via translatio2014
Configurable SIMD engine with high, low and mixed precision modes2014
Video processor having scalar and vector components2014
Latency tolerant system for executing video processing operations2014
Multi context execution on a video processor2014