Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data interface with delay locked loop for high speed digital to analog converters and analog to digital converters

Data interface with delay locked loop for high speed digital to analog converters and analog to digital converters

US Patent 8488657 · Granted Jul 16, 2013

Estimated economic value: $16,724,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sigma delta modulator with SAW filter2003
Decimation filter for a bandpass delta-sigma ADC2002
Digital cosine and sine multiplication circuits2002
Microcontroller wake-up function having an interleaving priority scheme for samp2000
Programmable gain for delta sigma analog-to-digital converter2000
Serial communication interface system having programmable microcontroller for us1998
Microcontroller with analog front-end for providing intelligent battery manageme1998
Digital trimming of on-chip analog components1998
Switched capacitor input sampling circuit and method for delta sigma modulator1997
Delta sigma analog-to-digital converter having programmable resolution/bias curr1997
Microcontroller with on-chip linear temperature sensor1997