Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Technique for performing layer 2 processing using a distributed memory architecture

US Patent 8483061 · Granted Jul 9, 2013

Estimated economic value: $570,000

Assignee

Inventors

View full patent text on Google Patents →