Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parity error checking and compare using shared logic circuitry in a ternary content addressable memory

Parity error checking and compare using shared logic circuitry in a ternary content addressable memory

US Patent 8473832 · Granted Jun 25, 2013

Estimated economic value: $14,788,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual compare ternary content addressable memory2023
Dynamic allocation of resources within network devices2022
Generating a hash table in accordance with a prefix length2021
Dynamic allocation of hash table resources2021
Content addressable memory2020
Combining prefix lengths into a hash table2020
Content addressable memory2020
Data tables in content addressable memory2020
Selective invalidation of packet filtering results2014
Support chip for handling network chips on a network device2012
Error checking and correction (ECC) system and method2012
TCAM BIST with redundancy2011