{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Layout and pad floor plan of power transistor for good performance of SPU and STOG", "item": "https://www.patentleaderboard.com/patent/8471299"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout and pad floor plan of power transistor for good performance of SPU and STOG

Layout and pad floor plan of power transistor for good performance of SPU and STOG

US Patent 8471299 · Granted Jun 25, 2013

Estimated economic value: $3,391,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Rear camera bracket2025
Back-to-back power switch controller2021
Embedded speaker protection for automotive audio power amplifier2018
Embedded speaker protection for automotive audio power amplifier2017
Embedded speaker protection for automotive audio power amplifier2016
Power amplifier2016
Embedded speaker protection for automotive audio power amplifier2016
Input clamping structure for sound quality improvement in car-radio class-AB pow2016
Embedded speaker protection for automotive audio power amplifier2015
Input clamping structure for sound quality improvement in car-radio class-AB pow2015
Layout and pad floor plan of power transistor for good performance of SPU and ST2014
Layout and pad floor plan of power transistor for good performance of SPU and ST2014