Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Loopback testing with phase alignment of a sampling clock at a test receiver apparatus

Loopback testing with phase alignment of a sampling clock at a test receiver apparatus

US Patent 8468398 · Granted Jun 18, 2013

Estimated economic value: $4,315,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for fast locking of a clock generating circuit2016
Pseudo full-rate sense amplifier flip-flop for high-speed receiver front-end2013
Dynamic voltage and power management by temperature monitoring2012
Intra-pair differential skew compensation method and apparatus for high-speed ca2012
Apparatus and methods for self-biasing differential signaling circuitry having m2010
Apparatus and methods for self-biasing differential signaling circuitry having m2009
Intra-pair differential skew compensation method and apparatus for high-speed ca2009
Method and apparatus for generating an adaptive power supply voltage2008
Apparatus and methods for self-biasing differential signaling circuitry having m2007
Method and apparatus for parallel in serial out transmission2003