Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Annealing a buffer layer for fabricating electronic devices on compliant substrates

Annealing a buffer layer for fabricating electronic devices on compliant substrates

US Patent 8465795 · Granted Jun 18, 2013

Estimated economic value: $2,574,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Direct current spectroscopy (DCS) technique for in-operando cell diagnostics and2025
Tiled porous architected compositions, methods of their making and methods of th2024
Self-assembly of shell-based architected materials2024
Structured hydrogel membranes for fresh water harvesting2024
Use and fabrication of microscaffolds and nanoscaffolds2023
Additive manufacturing of architectured materials2022
3D printing of metal containing structures2022
Self-limiting electrical triggering for initiating fracture of frangible glass2021
Method of forming a photodiode2021
Three-dimensional architected pyrolyzed electrodes for use in secondary batterie2020
DNA-functionalized scaffolds for drug capture applications2020
Use and fabrication of microscaffolds and nanoscaffolds2020