Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DRAM and method for testing the same in the wafer level burn-in test mode

DRAM and method for testing the same in the wafer level burn-in test mode

US Patent 8462571 · Granted Jun 11, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Repairable semiconductor memory device2025
Testing apparatus and folded probe card testing system2020
Reference voltage pre-processing circuit and reference voltage pre-processing me2018
Level shifting circuit and integrated circuit2018
Control circuit applied in e-fuse system and related method2016
Memory test system and method2016
Input buffer with current control mechanism2015
Adaptive equalizer and operating method thereof2014
Memory device and associated main word line and word line driving circuit2013
Multifunctional output drivers and multifunctional transmitters using the same2013
Delay lock loop circuit2013
Test circuit for input/output array and method and storage device thereof2012