Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bit-by-bit write assist for solid-state memory

Bit-by-bit write assist for solid-state memory

US Patent 8462542 · Granted Jun 11, 2013

Estimated economic value: $9,037,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sense amplifier look-through latch for FAMOS-based EPROM2022
Array power supply-based screening of static random access memory cells for bias2022
Array power supply-based screening of static random access memory cells for bias2017
Array power supply-based screening of static random access memory cells for bias2017
SRAM with buffered-read bit cells and its testing2016
Array power supply-based screening of static random access memory cells for bias2016
Array power supply-based screening of static random access memory cells for bias2016
SRAM with buffered-read bit cells and its testing2016
Functional screening of static random access memories using an array bias voltag2015
Universal test structures based SRAM on-chip parametric test module and methods 2015
Bitline leakage detection in memories2015
Efficient static random-access memory layout2014