Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming shielded gate power transistor utilizing chemical mechanical planarization

Method of forming shielded gate power transistor utilizing chemical mechanical planarization

US Patent 8461040 · Granted Jun 11, 2013

Estimated economic value: $11,098,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical trench gate MOSFET with integrated Schottky diode2023
Photo-sensitive silicon package embedding self-powered electronic system2021
Photo-sensitive silicon package embedding self-powered electronic system2019
Silicon package having electrical functionality by embedded passive components2018
Silicon package for embedded electronic system having stacked semiconductor chip2018
Photo-sensitive silicon package embedding self-powered electronic system2018
Silicon package having electrical functionality by embedded passive components2017
Photo-sensitive silicon package embedding self-powered electronic system2017
Trench MOSFET having reduced gate charge2017
Trench MOSFET having reduced gate charge2016
Trench MOSFET having reduced gate charge2016
Silicon package for embedded electronic system having stacked semiconductor chip2016