Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay locked loop with offset correction

Delay locked loop with offset correction

US Patent 8456210 · Granted Jun 4, 2013

Estimated economic value: $5,813,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

USB suspend mode in isolated USB repeater2025
Level shifter for high voltage driver2025
Rejection of end-of-packet dribble in high speed universal serial bus repeaters2025
Multi-channel digital isolator with integrated configurable pulse width modulati2025
Push-pull converter with saturation prevention2025
Auxiliary supply circuit2025
Methods and apparatus to detect L2 entry and reset in universal serial bus repea2025
Fail-open isolator2024
Multifunction pin for soft start and current limit in voltage converters2024
Data and power isolation barrier2024
Dual role support for a high-speed capable USB repeater2024
Rejection of end-of-packet dribble in high speed universal serial bus repeaters2024