Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of plating through wafer vias in a wafer for 3D packaging

Method of plating through wafer vias in a wafer for 3D packaging

US Patent 8455357 · Granted Jun 4, 2013

Estimated economic value: $5,394,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of manufacturing a semiconductor transducer device with multilayer diaphr2025
Sensor package and method of producing the sensor package2024
Semiconductor transducer device with multilayer diaphragm and method of manufact2024
Method for manufacturing an integrated MEMS transducer device and integrated MEM2024
Capacitive pressure with Ti electrode2023
Attachment of stress sensitive integrated circuit dies2023
Method for manufacturing an integrated MEMS transducer device and integrated MEM2022
Sensor arrangement and method of operating a sensor arrangement2022
Sensor arrangement and method of operating a sensor arrangement2022
Capacitive sensors having temperature stable output2022
Semiconductor device and method for forming a semiconductor device2022
Plasma source and surface treatment method2022