Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for dual edge clock and buffer tree synthesis

Method for dual edge clock and buffer tree synthesis

US Patent 8448114 · Granted May 21, 2013

Estimated economic value: $4,709,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Differential carrier and ring gear assembly2024
Systems and methods for indoor air quality based on dynamic people modeling to s2023
Roof structure and cab2023
Roof structure and cab2023
Giant cross-plane seebeck effect in oxide metal semiconductor superlattices for 2019
Progressive MAC address learning2019
Progressive MAC address learning2017
Programmable synchronous clock divider2016
Systems and methods for determining mass properties of vehicle components2015
Provisioning single or multistage networks using ethernet service instances (ESI2015
Integrated circuit reset system modification tool2015
Integrated circuit reset system modification tool2015