Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-latency viterbi survivor memory architecture and method using register exchange, trace-back, and trace-forward

Low-latency viterbi survivor memory architecture and method using register exchange, trace-back, and trace-forward

US Patent 8433004 · Granted Apr 30, 2013

Estimated economic value: $6,917,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for managing route navigation via mobile devices2016
Low complexity and accurate cluster of beams selection2015
Maximum likelihood detection2015
Method for operating a software radio receiver and software radio receiver2014
Method of determining channel state information2014
Low-latency viterbi survivor memory architecture and method using register excha2014
Method and system for cyclic redundancy check2013
System and method for channel estimation2013
Method and system for cyclic redundancy check2013
Detection of lightning2010