Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reconfigurable microprocessor configured with multiple caches and configured with persistent finite state machines from pre-compiled machine code instruction sequences

Reconfigurable microprocessor configured with multiple caches and configured with persistent finite state machines from pre-compiled machine code instruction sequences

US Patent 8429379 · Granted Apr 23, 2013

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for wireless power transfer using a power converter with a byp2020
Method for wireless power transfer using a power converter with a bypass mode2020
System and method for wireless power transfer using a power converter with a byp2018
Integrated circuit microprocessor that constructs, at run time, integrated recon2011
Method and apparatus for rephasing a voltage controlled clock, or the like2001
Circuit for auto-zeroing a high impedance CMOS current driver2001
Circuit for auto-centering control loop bias currents2001