Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Defect and critical dimension analysis systems and methods for a semiconductor lithographic process

Defect and critical dimension analysis systems and methods for a semiconductor lithographic process

US Patent 8422761 · Granted Apr 16, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process condition estimating apparatus, method, and program2024
Solid electrolytic capacitor with conductive polymer layer attaining excellent m2024
Layer compositions with improved electrical parameters comprising PEDOT/PSS and 2023
Production process analysis method2021
Process for the production of a layered body and layered bodies obtainable there2020
Imaging apparatus and imaging method2019
Layer compositions with improved electrical parameters comprising PEDOT/PSS and 2018
Method for processing an edge of a glass plate2017
Machining condition estimating apparatus and machining condition estimating meth2016
Apparatus and method of inspecting a defect of an object2016
Pattern inspection apparatus and method2015
Image generating apparatus and computer program2014