Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel pipelined calculation of two calibration values during the prior conversion cycle in a successive-approximation-register analog-to-digital converter (SAR-ADC)

Parallel pipelined calculation of two calibration values during the prior conversion cycle in a successive-approximation-register analog-to-digital converter (SAR-ADC)

US Patent 8421658 · Granted Apr 16, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Air-core transformer package with ferrite electro-magnetic interference (EMI) sh2025
Ferrite electro-magnetic interference (EMI) shield between an integrated-circuit2024
Digital frequency dithering for switched-mode power supplies (SMPS) using triang2021
Wireless charging receiver2021
Multi-stage hybrid analog-to-digital converter2018
Gallium nitride driver with tuned dead-time2018
Self-powered and battery-assisted CMOS wireless bio-sensing IC platform2017
Asynchronous successive-approximation-register analog-to-digital converter (SAR 2016
Digitally-programmable gain amplifier with direct-charge transfer and offset can2015
Single-power-transistor battery-charging circuit using voltage-boosted clock2014
Reduced residual offset sigma delta analog-to-digital converter (ADC) with chopp2013
Configurable cascading sigma delta analog-to digital converter (ADC) for adjusti2013