Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parasitic vertical PNP bipolar transistor and its fabrication method in BiCMOS process

Parasitic vertical PNP bipolar transistor and its fabrication method in BiCMOS process

US Patent 8420475 · Granted Apr 16, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cell cryopreservation solution and method for cryopreserving cells2025
Method and system for actively adjusting diopter of head-mounted display, and he2025
Methods of manufacture of termination for vertical trench shielded devices2022
Method for making LDMOS device and LDMOS device2022
LDMOS device and method for manufacturing same2022
Edge termination designs for super junction device2022
Edge termination designs for semiconductor power devices2021
Dual-gate trench IGBT with buried floating P-type shield2021
Termination for vertical trench shielded devices2021
SGT MOSFET with adjustable CRSS and CISS2021
Top structure of super junction MOSFETs and methods of fabrication2021
Dual-gate trench IGBT with buried floating P-type shield2020