Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Nonvolatile memory controller with scalable pipelined error correction

Nonvolatile memory controller with scalable pipelined error correction

US Patent 8413015 · Granted Apr 2, 2013

Estimated economic value: $16,581,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for communicating with non-volatile memory2016
System, method and memory device providing data scrambling compatible with on-ch2015
Dynamic optimization of back-end memory system interface2015
Memory access control module and associated methods2015
Phased NAND power-on reset2014
Bit stream aliasing in memory system with probabilistic decoding2014
Systems and methods of generating a replacement default read threshold2014
System and method for bonded configuration pad continuity check2013
Memory system with multi-level status signaling and method for operating the sam2013
Adaptive flash interface2013
FRDY pull-up resistor activation2013
System, method and memory device providing data scrambling compatible with on-ch2012