Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and device for checking the integrity of a logic signal, in particular a clock signal

Method and device for checking the integrity of a logic signal, in particular a clock signal

US Patent 8412996 · Granted Apr 2, 2013

Estimated economic value: $1,920,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for managing communication between an electronic device, for example a co2017
Method for managing communication between an electronic device, for example a co2017
Countermeasure method for protecting stored data2016
Countermeasure method and device for protecting data circulating in an electroni2016
Countermeasure method and device for protecting data circulating in an electroni2015
Countermeasure method and device for protecting data circulating in an electroni2015
Register protected against fault attacks2015
Method and device for detecting an erroneous jump during program execution2013
Method and device for detecting an erroneous jump during program execution2013
Method for detecting an attack by fault injection into a memory device, and corr2013
Protection against fault injections of an electronic circuit with flip-flops2013
Protection against fault injections of an electronic circuit with flip-flops2013