Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for integrating SONOS non-volatile memory into a sub-90 nm standard CMOS foundry process flow

Method for integrating SONOS non-volatile memory into a sub-90 nm standard CMOS foundry process flow

US Patent 8409950 · Granted Apr 2, 2013

Estimated economic value: $24,805,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method to integrate DC and RF phase change switches into high-speed SiGe BiCMOS2024
System and method for modulating optogenetic vagus nerve in a noninvasive, trans2024
Method to integrate DC and RF phase change switches into high-speed SiGe BiCMOS2022
Superconductor structure with normal metal connection to a resistor and method o2022
Preclean and dielectric deposition methodology for superconductor interconnect f2021
System and method for modulating optogenetic vagus nerve in a noninvasive, trans2021
Deposition methodology for superconductor interconnects2020
Method of providing an imaging system and imaging system thereof2020
Method of making a superconductor device2020
Integrated high-resolution untethered flexible neural implant2020
Method of providing an imaging system and imaging system thereof2019
Preclean methodology for superconductor interconnect fabrication2019