{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Overflow resistant, fixed precision, bit optimized systolic array for QR decomposition and MIMO decoding", "item": "https://www.patentleaderboard.com/patent/8406334"}]}

Home › Overflow resistant, fixed precision, bit optimized systolic array for QR decomposition and MIMO decoding

Overflow resistant, fixed precision, bit optimized systolic array for QR decomposition and MIMO decoding

US Patent 8406334 · Granted Mar 26, 2013

Estimated economic value: $18,596,000 ⓘ

Assignee

AMD

Inventors

Raghavendar M. Rao (28 patents)
Raied N. Mazahreh (19 patents)
Hai-Jo Tarn (16 patents)

View full patent text on Google Patents →