Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-bit error correction method and apparatus based on a BCH code and memory system

Multi-bit error correction method and apparatus based on a BCH code and memory system

US Patent 8402352 · Granted Mar 19, 2013

Estimated economic value: $8,741,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transformer assisted joint entity and relation extraction2025
Oscillation wave generation circuit and construction method for the same2025
Fiber deployment method, storage medium, electronic device and system2024
Data processing method and apparatus based on merkle tree2024
Image processing method and apparatus, and computer storage medium2024
Evaluation method and evaluation device of health state of well site equipment, 2024
Safety management method for well site person, safety management system, and sto2023
Software object identification using record generating code insertion2023
Exception stack handling method, system, electronic device and storage medium2023
Method and system for balanced-weight sparse convolution processing2023
Cluster node fault processing method and apparatus, and device and readable medi2023
Sealing integrity evaluation device for high-temperature and high- pressure casi2023