Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits and methods for dual redundant register files with error detection and correction mechanisms

Circuits and methods for dual redundant register files with error detection and correction mechanisms

US Patent 8397133 · Granted Mar 12, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Radio frequency loopback for transceivers2023
Radio frequency loopback for transceivers2022
Rotary device having a circular guide ring2020
Self biased dual mode differential CMOS TIA for 400G fiber optic links2020
Multi-mode radiation hardened multi-core microprocessors2020
Rotary device having a circular guide ring2019
Self biased dual mode differential CMOS TIA for 400G fiber optic links2019
Digital circuits having improved transistors, and methods therefor2019
Secure true random number generation using 1.5-T transistor flash memory2018
Digital circuits having improved transistors, and methods therefor2018
Integrated circuit devices and methods2018
Multi-data rate, burst-mode transimpedance amplifier (TIA) circuit2018