Home› Master controller containing a control processor configured to receive power cell control information and a host processor configured to receive command and status information
Master controller containing a control processor configured to receive power cell control information and a host processor configured to receive command and status information