Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Increased DRAM-array throughput using inactive bitlines

Increased DRAM-array throughput using inactive bitlines

US Patent 8395947 · Granted Mar 12, 2013

Estimated economic value: $45,865,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods, systems, and fabrics implementing a distributed network operating syste2020
Servers, switches, and systems with virtual interface to external network connec2019
Method and systems for routing entangled photons to quantum network users via a 2019
Method and system of network switch optimization2019
Servers, switches, and systems with switching module implementing a distributed 2018
Methods and systems for managing distributed media access control address tables2018
Circuits for determining the resistive states of resistive change elements2018
Methods for determining the resistive states of resistive change elements2018
Method and system for resource coherency and analysis in a network2017
Method and system for resource coherency and analysis in a network2017
NMOS regulated voltage reference2017
Method and system for processing packets in a network device2017