Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of semiconductor integrated circuit device using library for estimating timing/area to place cells

Method of semiconductor integrated circuit device using library for estimating timing/area to place cells

US Patent 8392861 · Granted Mar 5, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cell treatment device, suspension culture vessel, and stem cell induction method2025
Erythrocyte removal device, mononuclear cell collector, cell culture device, cel2025
Cell culture equipment2025
Pharmaceutical composition and cosmetic composition2025
Method for culturing cells into which reprogramming factor is introduced2025
Pharmaceutical composition and cosmetic composition2024
Pluripotent stem cell production system2024
Cell culture equipment2024
Pluripotent stem cell production system2022
Pluripotent stem cell manufacturing system and method for producing induced plur2022
Pluripotent stem cell production system2019
LSI design method2015