Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Identifying speed binning test vectors during simulation of an integrated circuit design

Identifying speed binning test vectors during simulation of an integrated circuit design

US Patent 8392860 · Granted Mar 5, 2013

Estimated economic value: $73,541,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware state data logger for silicon debug2016
Automatically identifying resettable flops for digital designs2014
Automated functional coverage for an integrated circuit design2014
Automated stimulus steering during simulation of an integrated circuit design2013
Method for verifying functional equivalence between a reference IC design and a 2013
Monitor manager that creates and executes state machine-based monitor instances 2008
Expansion syntax2007
Grid that tracks the occurrence of a N-dimensional matrix of combinatorial event2006
Software modeling of logic signals capable of holding more than two values2006
Method and apparatus for a monitor that detects and reports a status event to a 2005
Random number indexing method and apparatus that eliminates software call sequen2004
Static transmission of FAST14 logic 1-of-N signals2004