Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for enabling inter-sequencer communication following lock competition and accelerator registration

Apparatus and method for enabling inter-sequencer communication following lock competition and accelerator registration

US Patent 8380963 · Granted Feb 19, 2013

Estimated economic value: $11,474,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuitry with adaptive memory assistance capabilities2022
Techniques for accelerating memory access operations2022
Arithmetic logic unit with normal and accelerated performance modes using differ2021
Instruction and logic for predication and implicit destination2021
Programmable event driven yield mechanism which may activate other threads2020
Programmable event driven yield mechanism which may activate other threads2020
Supporting timely and context triggered prefetching in microprocessors2020
System, apparatus and method for focused data value prediction to accelerate foc2020
Automatic predication of hard-to-predict convergent branches2020
Criticality based port scheduling2020
Adaptive spatial access prefetcher apparatus and method2020
Method and system to provide user-level multithreading2020