Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital PLL with automatic clock alignment

Digital PLL with automatic clock alignment

US Patent 8373472 · Granted Feb 12, 2013

Estimated economic value: $14,270,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chip-to-chip interface of a multi-chip module (MCM)2024
Devices and methods for voltage regulation2023
Impedance measurement using a multiplexer and analog-to-digital converters2023
Method of monitoring a battery, monitoring system and monitoring circuit2023
Multi-cell AC impedance measurement system2023
Analog-to-digital conversion2022
Device and method for battery impedance measurement2022
Device and method for monitoring a reliability of a cell impedance measurement o2022
Methods and apparatuses for controlling a bandwidth used for processing a baseba2022
Method of monitoring a battery, monitoring system and monitoring circuit2021
Battery impedance detection using voltage and current measurements2020
Signed-RFDAC architectures enabling wideband and efficient 5G transmitters2020