Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming magnetic vias to maximize inductance in integrated circuits and structures formed thereby

Methods of forming magnetic vias to maximize inductance in integrated circuits and structures formed thereby

US Patent 8361594 · Granted Jan 29, 2013

Estimated economic value: $10,118,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive gain for compensation in a digital voltage regulator2025
Resonant rotary clocking for synchronized clock signals2025
Digital voltage regulator current sensing and regulation2025
Fine-grained disaggregated server architecture2025
DVR with pulsed control and gradual NLC2025
Voltage regulator with binary search and linear control2025
Bayesian compute unit with reconfigurable sampler and methods and apparatus to o2025
Differential to single-ended high bandwidth compensator2023
Hybrid digital linear and switched capacitor voltage regulator2023
Self-calibrated input voltage-agnostic replica-biased current sensing apparatus2023
Low overhead, high bandwidth re-configurable interconnect apparatus and method2023
Seamless non-linear voltage regulation control to linear control apparatus and m2023