Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout testing method and wafer manufacturing method

Layout testing method and wafer manufacturing method

US Patent 8356271 · Granted Jan 15, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-column for isolating exosomes and exosome isolation method2025
Electronic devices and methods of operating the same2025
Display device and method of driving the same2025
Component grounding system2025
Transmitting circuit providing encoded data, electronic device including the sam2025
Error correction device and error correction method2025
Electronic device that compensates for light passing through a display2025
Semiconductor design automation system and computing system including the same2024
Smart key system capable of operating even when UWB communication is impossible 2024
Smart key remote controller and low power operating method of the same2024
Display device and electronic apparatus2024
Sub-module of power converter including bypass switch2023