Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing enhanced clock tree distributions to decouple across N-level hierarchical entities

Implementing enhanced clock tree distributions to decouple across N-level hierarchical entities

US Patent 8356264 · Granted Jan 15, 2013

Estimated economic value: $8,874,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Portable user interface for test instrumentation2017
Implementing Z directional macro port assignment2014
Facilitating the design of a clock grid in an integrated circuit2014
Changing the location of a buffer bay in a netlist2014
Implementing enhanced clock tree distributions to decouple across N-level hierar2014
Implementing enhanced clock tree distributions to decouple across N-level hierar2014
Implementing Z directional macro port assignment2013
Changing the location of a buffer bay in a netlist2013
Method to quickly estimate inductance for timing models2010
Forming statistical model of independently variable parameters for timing analys2010
ASIC clock floor planning method and structure2008
ASIC clock floor planning method and structure2008