Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flash memory having multi-level architecture

Flash memory having multi-level architecture

US Patent 8355281 · Granted Jan 15, 2013

Estimated economic value: $5,048,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for forming a device with scribe asymmetry2025
Microelectronic devices including staircase structures, and related memory devic2025
Techniques for manufacturing a double electrode memory array2025
Low resistance via contacts in a memory device2025
Access line formation for a memory array2024
Memory cells with asymmetrical electrode interfaces2024
Implementations to store fuse data in memory devices2023
Memory cells for storing operational data2023
Memory device with double protective liner2023
Three-dimensional memory array2023
Self-aligned memory decks in cross-point memory arrays2022
Low resistance via contacts in a memory device2022