Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory controller for detecting read latency, memory system and test system having the same

Memory controller for detecting read latency, memory system and test system having the same

US Patent 8345492 · Granted Jan 1, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay locked loop including replica fine delay circuit and memory device includi2024
Clock correction circuit and memory system comprising the clock correction circu2023
Semiconductor memory device and operating method of semiconductor memory device 2022
Semiconductor memory device and memory system having the same2021
Memory device including common mode extractor2020
Semiconductor memory device and operating method of semiconductor memory device2020
Calibration circuit including common node shared by pull-up calibration path and2020
Delay-locked loop circuit, semiconductor memory device, and methods of operating2020
Memory device and method of operating the same for latency control2020
Delay locked loop to cancel offset and memory device including the same2020
Memory device including a delay locked loop and operating method of the memory d2019
Level shifter and display device including the same2019