Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

System and method for reduced latency data transfers from flash memory to host by utilizing concurrent transfers into RAM buffer memory and FIFO host interface

US Patent 8341311 · Granted Dec 25, 2012

Assignee

Inventors

View full patent text on Google Patents →