Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flash memory apparatus and methods using a plurality of decoding stages including optional use of concatenated BCH codes and/or designation of “first below” cells

Flash memory apparatus and methods using a plurality of decoding stages including optional use of concatenated BCH codes and/or designation of “first below” cells

US Patent 8335977 · Granted Dec 18, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Feature based read threshold estimation in NAND flash memory2025
Slotted communications in virtual AC power signal transfer with variable slot wi2025
Slotted foreign object detection during wireless power transfer2025
System and method for determining optimal program parameters in non-volatile mem2025
Systems and methods for pulse width encoded data communications2025
High speed data communications system for industrial use in packaged goods2025
Wirelessly powered sensor system2025
Testing device for electronic devices with in-band virtualized wired communicati2025
Automatic gain control for communications demodulation in wireless power transmi2025
Method and system for error correction in memory devices using irregular error c2025
High speed data communications system for industrial use in packaged goods with 2025
Wireless power transfer systems for kitchen appliances2025