Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory circuit equipped with multiplexer for reducing coupling capacitance of non-selected main bit lines

Semiconductor memory circuit equipped with multiplexer for reducing coupling capacitance of non-selected main bit lines

US Patent 8331181 · Granted Dec 11, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Majority voting processing device, semiconductor memory device, and majority vot2020
Semiconductor memory and semiconductor memory manufacturing method2019
Semiconductor memory system and data writing method2019
Charge pump circuit and boosting circuit2019
Semiconductor memory and semiconductor memory manufacturing method2018
Decoder circuit of semiconductor storage device2014
Decoder circuit of semiconductor storage device2013
Semiconductor storage circuit2013
Nonvolatile semiconductor storage device2012
Data readout circuit and semiconductor memory device2012
Current source device, oscillator device and pulse generator2011
Memory cell array and semiconductor memory2010