Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for coding at a plurality of rates in multi-level flash memory systems, and methods useful in conjunction therewith

Apparatus for coding at a plurality of rates in multi-level flash memory systems, and methods useful in conjunction therewith

US Patent 8327246 · Granted Dec 4, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Feature based read threshold estimation in NAND flash memory2025
System and method for determining optimal program parameters in non-volatile mem2025
Method and system for error correction in memory devices using irregular error c2025
Hard decoding methods in data storage devices2025
Bit error rate estimation and classification in NAND flash memory2024
Deep neural network implementation for concatenated codes2024
Efficient decoding schemes for error correcting codes for memory devices2024
System and method for pre-soft-decoding tracking for NAND flash memories2024
Generation of programming parameters for non-volatile memory device based on phy2024
System and method for dynamic compensation for multiple interference sources in 2023
Decoding scheme for error correction code structure2023
Method and system for error correction in memory devices using irregular error c2023